𝔖 Bobbio Scriptorium

✦ LIBER ✦

Chip manufacturing: matching production plan with customer requirements : J.-M. Proth and N. Sauer. IEEE Transactions on Components, Packaging, and Manufacturing Technology—Part A, 17, 3, 446 (1994)

Publisher: Elsevier Science
Year: 1996
Tongue: English
Weight: 114 KB
Volume: 36
Category: Article
ISSN: 0026-2714
DOI: 10.1016/0026-2714(96)81979-2

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Performance of thin-film chip resistors

Performance of thin-film chip resistors : Larry Bos. IEEE Transactions on Components, Packaging, and Manufacturing Technology—Part A, 17, 3, 359 (September 1994)

📂 Article 📅 1996 🏛 Elsevier Science 🌐 English ⚖ 111 KB

Flip chip on board connection technology

Flip chip on board connection technology: process characterization and reliability : J. Giesler, G. O'Malley, M. Williams and S. Machuga. IEEE Transactions on Components, Packaging, and Manufacturing Technology—Part B, 17, 3, 256 (August 1994)

📂 Article 📅 1996 🏛 Elsevier Science 🌐 English ⚖ 223 KB

Ceramic multicomponent modules: a new ap

Ceramic multicomponent modules: a new approach to miniaturization : Paul H. M. Keizer. IEEE Transactions on Components, Packaging, and Manufacturing Technology—Part A, 17, 3, 334 (September 1994)

📂 Article 📅 1996 🏛 Elsevier Science 🌐 English ⚖ 114 KB

A structured testability approach for mu

A structured testability approach for multi-chip modules based on BIST and boundary-scan : Yervant Zorian. IEEE Transactions on Components, Packaging, and Manufacturing Technology—Part B, 17, 3, 283 (August 1994)

📂 Article 📅 1996 🏛 Elsevier Science 🌐 English ⚖ 112 KB

Computer vision for automatic inspection

Computer vision for automatic inspection of a high density grid of pads on multi-chip modules (MCM-D) : Michael E. Scaman, Laertis Economikos and Julius Lambright. IEEE Transactions on Components, Packaging, and Manufacturing Technology—Part B, 17, 3, 291 (August 1994)

📂 Article 📅 1996 🏛 Elsevier Science 🌐 English ⚖ 90 KB

Electrical packaging requirements for lo

Electrical packaging requirements for low-voltage ICs—3.3 V high-performance CMOS devices as a case study : Ramesh Senthinathan, Arun Mehra, Mali Mahalingham, Yutaka Doi and Hector Astrain. IEEE Transactions on Components, Packaging, and Manufacturing Technology—Part B, 17, 4, 493 (November 1994)

📂 Article 📅 1996 🏛 Elsevier Science 🌐 English ⚖ 111 KB