𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Cascaded-transistor cell distributed amplifiers

✍ Scribed by S. N. Prasad; Srinivas Ponnala; Sanjay Moghe; Zhi M. Li

Publisher
John Wiley and Sons
Year
1996
Tongue
English
Weight
611 KB
Volume
12
Category
Article
ISSN
0895-2477

No coin nor oath required. For personal study only.

✦ Synopsis

In this article a novel distributed amplifier configuration consisting of cascaded-transistor cells is presented. For a given transistor and total gate periphev (number of transistors) in the amplifier, the new conjiguration gives higher gain-bandwidth product than conuentional distributed amplifiers. This fact is demonstrated through computer-aided simulations as well as experimental results. 0 I996

📜 SIMILAR VOLUMES

Doherty power amplifier with cascaded pe
Doherty power amplifier with cascaded peaking cells
✍ Mun-Woo Lee; Sang-Ho Kam; Yong-Sub Lee; Yoon-Ha Jeong 📂 Article 📅 2010 🏛 John Wiley and Sons 🌐 English ⚖ 903 KB

## Abstract The Doherty power amplifier (DPA) with cascaded peaking cells is reported.The auxiliary peaking cell at the input of the main peaking cell is employed to enhance the efficiency and linearity of DPA. For the experimental validation, the main DPA and an auxiliary peaking cell are designed

A 3.9-dB NF, 24.5-dB gain 0.3∼10.5-GHZ d
A 3.9-dB NF, 24.5-dB gain 0.3∼10.5-GHZ distributed amplifier using dual-inductive-peaking cascade gain cell for UWB systems in 0.18-μm CMOS
✍ Jin-Fa Chang; Yo-Sheng Lin 📂 Article 📅 2011 🏛 John Wiley and Sons 🌐 English ⚖ 900 KB

## Abstract A high‐gain and low‐noise CMOS distributed amplifier (DA) is proposed.Flat and high S~21~ and flat and low NF was achieved simultaneously by using the proposed dual‐inductive‐peaking (L~D~ and L~P~) cascade gain cell, which constituted a cascode‐stage with a low‐Q RLC load and two induc