✦ LIBER ✦

Built-in self-test structure for mixed-mode circuits

✍ Scribed by Wurtz, L.T.

Book ID: 114542598
Publisher: IEEE
Year: 1993
Tongue: English
Weight: 447 KB
Volume: 42
Category: Article
ISSN: 0018-9456
DOI: 10.1109/19.206674

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Built-in self-test (BIST) structure for

Built-in self-test (BIST) structure for analog circuit fault diagnosis

✍ Wey, C.-L. 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 384 KB

Design for testability and built-in self

Design for testability and built-in self-test for VLSI circuits

✍ Hideo Fujiwara 📂 Article 📅 1986 🏛 Elsevier Science 🌐 English ⚖ 798 KB

Built-in self-test (BIST) structures for

Built-in self-test (BIST) structures for analog circuit fault diagnosis with current test data

✍ Wey, C.-L.; Krishman, S. 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 486 KB

Built-in self test of S2I switched curre

Built-in self test of S2I switched current circuits

✍ Geir E. Sether; Chris Toumazou; Gaynor Taylor; Kevin Eckersall; Ian M. Bell 📂 Article 📅 1996 🏛 Springer 🌐 English ⚖ 475 KB

This article presents a new concept for built-in self test of switched current circuits based on $2I memory cells. From the spectrum of possible transistor defects reported in CMOS processes [2], five different faultsituations were modelled and the ability to detect the various failures was studied

An Output Response Analyzer Circuit for

An Output Response Analyzer Circuit for ADC Built-in Self-Test

✍ Hsin-Wen Ting 📂 Article 📅 2011 🏛 Springer US 🌐 English ⚖ 882 KB

A dual-mode built-in self-test technique

A dual-mode built-in self-test technique for capacitive MEMS devices

✍ Xingguo Xiong; Yu-Liang Wu; Jone, W.-B. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 411 KB