✦ LIBER ✦

Bottleneck removal algorithm for dynamic compaction in sequential circuits

✍ Scribed by Chakradhar, S.T.; Raghunathan, A.

Book ID: 119778241
Publisher: IEEE
Year: 1997
Tongue: English
Weight: 290 KB
Volume: 16
Category: Article
ISSN: 0278-0070
DOI: 10.1109/43.662677

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Fast static compaction algorithms for se

Fast static compaction algorithms for sequential circuit test vectors

✍ Hsiao, M.S.; Rudnick, E.M.; Patel, J.H. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 478 KB

Static test compaction for IDDQ testing

Static test compaction for IDDQ testing of bridging faults in sequential circuits

✍ Yoshinobu Higami; Kewal K. Saluja; Yuzo Takamatsu; Kozo Kinoshita 📂 Article 📅 2000 🏛 John Wiley and Sons 🌐 English ⚖ 335 KB 👁 2 views

This paper presents a static test compaction method for IDDQ testing of sequential circuits. Test compaction reduces test application time and tester memory and consequently reduces testing cost. Particularly for IDDQ testing, measurement of IDDQ is time-consuming, and thus test compaction is a very

Algorithms to Select IDDQ Measurement Ve

Algorithms to Select IDDQ Measurement Vectors for Bridging Faults in Sequential Circuits

✍ Yoshinobu Higami; Yuzo Takamatsu; Kewal K. Saluja; Kozo Kinoshita 📂 Article 📅 2000 🏛 Springer US 🌐 English ⚖ 50 KB

[IEEE Comput. Soc. Press EURO-DAC. Europ

[IEEE Comput. Soc. Press EURO-DAC. European Design Automation Conference - Brighton, UK (18-22 Sept. 1995)] Proceedings of EURO-DAC. European Design Automation Conference - Bottleneck removal algorithm for dynamic compaction and test cycles reduction

✍ Chakradhar, S.T.; Raghunathan, A. 📂 Article 📅 1995 🏛 IEEE Comput. Soc. Press 🌐 English ⚖ 942 KB

Dynamic destinations: A method for remov

Dynamic destinations: A method for removing redundant operations in the front algorithm

✍ R. J. Collins 📂 Article 📅 1978 🏛 John Wiley and Sons 🌐 English ⚖ 105 KB

[IEEE IEEE International Symposium on Ci

[IEEE IEEE International Symposium on Circuits and Systems - New Orleans, LA, USA (1-3 May 1990)] IEEE International Symposium on Circuits and Systems - An algorithm to detect positive cycles in a constraint graph for layout compaction

✍ Ishima, K.; Tsukiyama, S.; Shinoda, S. 📂 Article 📅 1990 🏛 IEEE ⚖ 364 KB