✦ LIBER ✦

Bit-serial architecture for rank order and stack filters

✍ Scribed by Ahmad Hiasat; Omar Hasan

Book ID: 108410944
Publisher: Elsevier Science
Year: 2003
Tongue: English
Weight: 230 KB
Volume: 36
Category: Article
ISSN: 0167-9260
DOI: 10.1016/s0167-9260(03)00017-8

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Input compression and efficient VLSI arc

Input compression and efficient VLSI architectures for rank order and stack filters

✍ George B Adams III; Edward J Coyle; Liangchien Lin; Lori E Lucke; Keshab K Parhi 📂 Article 📅 1994 🏛 Elsevier Science 🌐 English ⚖ 897 KB

Implementation and analysis of optimized

Implementation and analysis of optimized architectures for rank order filter

✍ S. M. Meena; K. Linganagouda 📂 Article 📅 2007 🏛 Springer-Verlag 🌐 English ⚖ 470 KB

A Comparison of Bit-Parallel and Bit-Ser

A Comparison of Bit-Parallel and Bit-Serial Architectures for WDM Networks

✍ Krishna M. Sivalingam 📂 Article 📅 1999 🏛 Springer 🌐 English ⚖ 272 KB

Design of a reconfigurable VLSI processo

Design of a reconfigurable VLSI processor for robot control based on bit-serial architecture

✍ Yoshichika Fujioka; Michitaka Kameyama 📂 Article 📅 1999 🏛 John Wiley and Sons 🌐 English ⚖ 339 KB 👁 2 views

In realization of intelligent robots with the capability of quick response to altering environments, it is necessary to reduce the operation delay time of the sensor input signal to the control output. In this article, dynamically reconfigurable multioperand multiplication-addition based on bit-seri

An Efficient Pipeline Architecture and M

An Efficient Pipeline Architecture and Memory Bit-Width Analysis for Discrete Wavelet Transform of the 9/7 Filter for JPEG 2000

✍ Chung-Fu Lin; Pei-Kung Huang; Bing-Fei Wu 📂 Article 📅 2009 🏛 Springer US 🌐 English ⚖ 249 KB