✦ LIBER ✦

A Comparison of Bit-Parallel and Bit-Serial Architectures for WDM Networks

✍ Scribed by Krishna M. Sivalingam

Book ID: 110285672
Publisher: Springer
Year: 1999
Tongue: English
Weight: 272 KB
Volume: 1
Category: Article
ISSN: 1387-974X
DOI: 10.1023/a:1010085218150

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design of a reconfigurable VLSI processo

Design of a reconfigurable VLSI processor for robot control based on bit-serial architecture

✍ Yoshichika Fujioka; Michitaka Kameyama 📂 Article 📅 1999 🏛 John Wiley and Sons 🌐 English ⚖ 339 KB 👁 2 views

In realization of intelligent robots with the capability of quick response to altering environments, it is necessary to reduce the operation delay time of the sensor input signal to the control output. In this article, dynamically reconfigurable multioperand multiplication-addition based on bit-seri

Low complexity bit-parallel systolic arc

Low complexity bit-parallel systolic architecture for computing C+AB2 over a class of GF(2m)

✍ Yeun-Renn Ting; Erl-Huei Lu; Jau-Yien Lee 📂 Article 📅 2004 🏛 Elsevier Science 🌐 English ⚖ 288 KB

An architectural comparison of 32 bit mi

An architectural comparison of 32 bit microprocessors: Gupta, A and Toong, H DIEEE Micro Vol 3 No 1 (Feb 1983) pp 9–22

📂 Article 📅 1983 🏛 Elsevier Science 🌐 English ⚖ 113 KB