𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Bit-level systolic arrays for modular multiplication

✍ Scribed by Koç, Çetin K. ;Hung, Ching Yu

Publisher
Springer
Year
1991
Tongue
English
Weight
672 KB
Volume
3
Category
Article
ISSN
0922-5773

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Two-level pipelined systolic arrays for
Two-level pipelined systolic arrays for matrix-vector multiplication
✍ Ivan Z. Milentijević; Igor Z. Milovanović; Emina I. Milovanović; Milorad B. Toši 📂 Article 📅 1998 🏛 Elsevier Science 🌐 English ⚖ 303 KB

Novel two-level pipelined linear systolic arrays for matrix vector multiplication are proposed. The number of processing elements in the proposed arrays s reduced to half of the number of' processing elements in the existing arrays. An area-time (AT) criteria is used to compare the proposed arrays w

VLSI systolic arrays for band matrix mul
VLSI systolic arrays for band matrix multiplication
✍ G. Alia 📂 Article 📅 1983 🏛 Elsevier Science 🌐 English ⚖ 771 KB

The advent of VLSI technology has deeply modified the design of digital systems. The structure of special algorithms is now close to the structure of communication and computing resources on the silicon chip. Modular and regular structures allow parallel VLSI algorithms with good figures of complexi