✦ LIBER ✦

Bit-level systolic arrays for finite-field multiplications

✍ Scribed by Wu, Cheng-Wen ;Chang, Ming-Kwang

Publisher: Springer
Year: 1995
Tongue: English
Weight: 1013 KB
Volume: 10
Category: Article
ISSN: 0922-5773
DOI: 10.1007/bf02407028

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Bit-level systolic arrays for modular mu

Bit-level systolic arrays for modular multiplication

✍ Koç, Çetin K. ;Hung, Ching Yu 📂 Article 📅 1991 🏛 Springer 🌐 English ⚖ 672 KB

A low-overhead scheme for testing a bit-

A low-overhead scheme for testing a bit-level finite ring systolic array

✍ Jullien, G. A. ;Bandyopadhyay, S. ;Miller, W. C. ;Taheri, M. 📂 Article 📅 1990 🏛 Springer 🌐 English ⚖ 689 KB

A bit level systolic array for Walsh-Had

A bit level systolic array for Walsh-Hadamard transforms

✍ Long-Wen Chang; Ming-Chang Wu 📂 Article 📅 1993 🏛 Elsevier Science 🌐 English ⚖ 400 KB

From Bit Level Systolic Arrays to HDTV P

From Bit Level Systolic Arrays to HDTV Processor Chips

✍ Roger F. Woods; John V. McCanny; John G. McWhirter 📂 Article 📅 2007 🏛 Springer US 🌐 English ⚖ 459 KB

Two-level pipelined systolic arrays for

Two-level pipelined systolic arrays for matrix-vector multiplication

✍ Ivan Z. Milentijević; Igor Z. Milovanović; Emina I. Milovanović; Milorad B. Toši 📂 Article 📅 1998 🏛 Elsevier Science 🌐 English ⚖ 303 KB

Novel two-level pipelined linear systolic arrays for matrix vector multiplication are proposed. The number of processing elements in the proposed arrays s reduced to half of the number of' processing elements in the existing arrays. An area-time (AT) criteria is used to compare the proposed arrays w

Systolic arrays for finite element analy

Systolic arrays for finite element analysis

✍ Kincho H. Law 📂 Article 📅 1985 🏛 Elsevier Science 🌐 English ⚖ 971 KB