✦ LIBER ✦

Asynchronous Fine-Grain Power-Gated Logic

✍ Scribed by Chang, Meng-Chou; Chang, Wei-Hsiang

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Activity-Driven Fine-Grained Clock Gatin

✍ Li, Li; Choi, Ken; Nan, Haiqing 📂 Article 📅 2013 🏛 IEEE 🌐 English ⚖ 355 KB

Fine-grained Concurrency with Separation

✍ Kalpesh Kapoor; Kamal Lodaya; Uday S. Reddy 📂 Article 📅 2011 🏛 Springer Netherlands 🌐 English ⚖ 711 KB

Logic synthesis for a fine-grain FPGA

✍ Zhuang, N.; Cheung, P.Y.K. 📂 Article 📅 1998 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 566 KB

Time Loss Through Gating of Asynchronous

✍ Catt, Ivor 📂 Article 📅 1966 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 597 KB

Gate Mapping Automation for Asynchronous

✍ Parsan, Farhad A.; Al-Assadi, Waleed K.; Smith, Scott C. 📂 Article 📅 2014 🏛 IEEE 🌐 English ⚖ 609 KB

Dynamic state-retention flip-flop for fi

✍ Henzler, S.; Georgakos, G.; Eireiner, M.; Nirschl, T.; Pacha, C.; Berthold, J.; 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 627 KB