✦ LIBER ✦

Gate Mapping Automation for Asynchronous NULL Convention Logic Circuits

✍ Scribed by Parsan, Farhad A.; Al-Assadi, Waleed K.; Smith, Scott C.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design for Test of Asynchronous NULL Con

✍ Waleed K. Al-Assadi; Sindhu Kakarla 📂 Article 📅 2008 🏛 Springer US 🌐 English ⚖ 294 KB

Design of an FPGA Logic Element for Impl

✍ Smith, S.C. 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 539 KB