✦ LIBER ✦

Area-efficient layout design for CMOS output transistors

✍ Scribed by Ming-Dou Ker; Chung-Yu Wu; Tain-Shun Wu

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A fast transistor-chaining algorithm for

✍ Hwang, C.-Y.; Hsieh, Y.-C.; Lin, Y.-L.; Hsu, Y.-C. 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 607 KB

Area-efficient VLSI layouts for binary h

✍ Patel, A.; Kusalik, A.; McCrosky, C. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 979 KB

Area-efficient CMOS transimpedance ampli

✍ S. M. Han; G. Sun; F. Jiang; Xiao-Peng Yu; X. B. Wu 📂 Article 📅 2008 🏛 Springer 🌐 English ⚖ 367 KB

Area-efficient CMOS charge pumps for LCD

✍ TianRui Ying; Wing-Hung Ki; Mansun Chan 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 664 KB

Fast/area efficient 8-bit A/D and D/A de

✍ Vidya G. Balakrishnan; Sridhar Ramaswamy; Raymond E. Siferd 📂 Article 📅 1999 🏛 Elsevier Science 🌐 English ⚖ 45 KB

New input/output designs for high speed

✍ Akiya, M.; Ohara, M. 📂 Article 📅 1979 🏛 IEEE 🌐 English ⚖ 716 KB