✦ LIBER ✦

Area-efficient VLSI layouts for binary hypercubes

✍ Scribed by Patel, A.; Kusalik, A.; McCrosky, C.

Book ID: 119773061
Publisher: IEEE
Year: 2000
Tongue: English
Weight: 979 KB
Volume: 49
Category: Article
ISSN: 0018-9340
DOI: 10.1109/12.833112

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A normalized-area measure for VLSI layou

A normalized-area measure for VLSI layouts

✍ Krishnan, M.S.; Hayes, J.P. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 728 KB

Efficient VLSI layouts for homogeneous p

Efficient VLSI layouts for homogeneous product networks

✍ Fernandez, A.; Efe, K. 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 329 KB

Area-time-efficient VLSI residue-to-bina

Area-time-efficient VLSI residue-to-binary converters

✍ Srikanthan, T.; Bhardwaj, M.; Clarke, C.T. 📂 Article 📅 1998 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 623 KB

An optimal emulator and VLSI layout for

An optimal emulator and VLSI layout for complete binary trees

✍ Kemal Efe; Nancy Eleser 📂 Article 📅 1997 🏛 Springer-Verlag 🌐 English ⚖ 204 KB

An Efficient Algorithm for Gray-to-Binar

An Efficient Algorithm for Gray-to-Binary Permutation on Hypercubes

✍ C.T. Ho; M.T. Raghunath; S.L. Johnsson 📂 Article 📅 1994 🏛 Elsevier Science 🌐 English ⚖ 539 KB

Both Gray code and binary code are frequently used in mapping arrays into hypercube architectures. While the former is preferred when communication between adjacent array elements is needed, the latter is preferred for FFT-type communication. When different phases of computations have different type

Area-efficient layout design for CMOS ou

Area-efficient layout design for CMOS output transistors

✍ Ming-Dou Ker; Chung-Yu Wu; Tain-Shun Wu 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 600 KB