𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Anti-Hebbian learning in a non-linear neural network

✍ Scribed by A. Carlson


Publisher
Springer-Verlag
Year
1990
Tongue
English
Weight
604 KB
Volume
64
Category
Article
ISSN
0340-1200

No coin nor oath required. For personal study only.


πŸ“œ SIMILAR VOLUMES


Hebbian learning in linear–nonlinear net
✍ Tyler McMillen; Patrick Simen; Sam Behseta πŸ“‚ Article πŸ“… 2011 πŸ› Elsevier Science 🌐 English βš– 672 KB

Optimal performance and physically plausible mechanisms for achieving it have been completely characterized for a general class of two-alternative, free response decision making tasks, and data suggest that humans can implement the optimal procedure. The situation is more complicated when the number

A non-linear mapping-based generalized b
✍ Jian-Hui Jiang; Ji-Hong Wang; Yi-Zeng Liang; Ru-Qin Yu πŸ“‚ Article πŸ“… 1996 πŸ› John Wiley and Sons 🌐 English βš– 717 KB

An unsupervised learning network is developed by incorporating the idea of non-linear mapping (NLM) into a backpropagation (BP) algorithm. This network performs the learning process by 2iteratively adjusting its network parameters to minimize an appropriate criterion using a generalized BP (GBP) alg

Non-linear modelling with a coupled neur
✍ Greger Andersson; Peter Kaufmann; Lars Renberg πŸ“‚ Article πŸ“… 1996 πŸ› John Wiley and Sons 🌐 English βš– 485 KB πŸ‘ 2 views

In this work a methodology is presented for the transformation of non-linear response data via a neural network and subsequent standard linear PLS regression. The superb transparency of linear PLS is retained with respect to the diagnostic capabilities via residual analysis and leverage, thus making

A reconfigurable analog VLSI neural netw
✍ Bo, G. M.; Caviglia, D. D.; Valle, M.; Stratta, R.; Trucco, E. πŸ“‚ Article πŸ“… 1998 πŸ› John Wiley and Sons 🌐 English βš– 111 KB πŸ‘ 1 views

In this paper a reconfigurable analog VLSI neural network architecture is presented. The analog architecture implements a Multi-Layer Perceptron whose topology can be programmed without any modification of the off-chip connections. The architecture is scaleable and modular since it is based on a sin