✦ LIBER ✦

Analytical models for RTL power estimation of combinational and sequential circuits

✍ Scribed by Gupta, S.; Najm, F.N.

Book ID: 119778640
Publisher: IEEE
Year: 2000
Tongue: English
Weight: 206 KB
Volume: 19
Category: Article
ISSN: 0278-0070
DOI: 10.1109/43.851996

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

GA-based maximum power dissipation estim

GA-based maximum power dissipation estimation of VLSI sequential circuits of arbitrary delay models

✍ Junming Lu; Zhenghui Lin 📂 Article 📅 2002 🏛 SP Science Press 🌐 English ⚖ 531 KB

An algorithm for stuck-at fault coverage

An algorithm for stuck-at fault coverage analysis of combinational and sequential logic circuits

✍ Leonard J. Tung 📂 Article 📅 1989 🏛 Elsevier Science 🌐 English ⚖ 726 KB

An algorithm for stuck-at fault coverage analysis of digital logic circuits is presented. Based on a recently developed stuck-at fault model, the algorithm determines the effectiveness of a given test input set. The algorithm is applicable for studying sequential logic circuits, as well as combinati

Binary Division Power Models for High-Le

Binary Division Power Models for High-Level Power Estimation of FPGA-Based DSP Circuits

✍ Jovanovic, Bojan; Jevtic, Ruzica; Carreras, Carlos 📂 Article 📅 2014 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 899 KB

A fast and accurate delay dependent meth

A fast and accurate delay dependent method for switching estimation of large combinational circuits

✍ S. Theoharis; G. Theodoridis; D. Soudris; C. Goutis; A. Thanailakis 📂 Article 📅 2002 🏛 Elsevier Science 🌐 English ⚖ 240 KB

Assuming inertial gate delay model, the first-order temporal correlation and the structural dependencies, a probabilistic method to estimate the switching activity of a combinational circuit, is introduced. To capture the first temporal correlation a novel mathematical model and the associated new f

Symbolic timing analysis and resynthesis

Symbolic timing analysis and resynthesis for low power of combinational circuits containing false paths

✍ Bahar, R.I.; Hyunwoo Cho; Hachtel, G.D.; Macii, E.; Somenzi, F. 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 394 KB

Analytical estimation of propagation del

Analytical estimation of propagation delay and short-circuit power dissipation in CMOS gates

✍ Nikolaidis, S.; Chatzigeorgiou, A. 📂 Article 📅 1999 🏛 John Wiley and Sons 🌐 English ⚖ 251 KB

An e$cient analytical method for calculating the propagation delay and the short-circuit power dissipation of CMOS gates is introduced in this paper. Key factors that determine the operation of a gate, such as the di!erent modes of operation of serially connected transistors, the starting point of c