𝔖 Bobbio Scriptorium

✦ LIBER ✦

Binary Division Power Models for High-Level Power Estimation of FPGA-Based DSP Circuits

✍ Scribed by Jovanovic, Bojan; Jevtic, Ruzica; Carreras, Carlos

Book ID: 121740062
Publisher: Institute of Electrical and Electronics Engineers
Year: 2014
Tongue: English
Weight: 899 KB
Volume: 10
Category: Article
ISSN: 1551-3203
DOI: 10.1109/TII.2013.2261080

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE 2011 International Conference on C

[IEEE 2011 International Conference on Communication and Industrial Application (ICCIA) - Kolkata, West Bengal, India (2011.12.26-2011.12.28)] 2011 International Conference on Communication and Industrial Application - Evaluation of power efficient adder and multiplier circuits for FPGA based DSP applications

✍ Bhattacharjee, Subhankar; Sil, Sanjib; Basak, Biswajit; Chakrabarti, Amlan 📂 Article 📅 2011 🏛 IEEE ⚖ 266 KB

[IEEE ASP-DAC 2005. Asia and South Pacif

[IEEE ASP-DAC 2005. Asia and South Pacific Design Automation Conference 2005 - Shanghai, China (18-21 Jan. 2005)] Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005. - Methodology for high level estimation of FPGA power consumption

✍ Degalahal, V.; Tuan, T. 📂 Article 📅 2005 🏛 IEEE ⚖ 747 KB

[ACM Press the conference - Paris, Franc

[ACM Press the conference - Paris, France (2000.03.27-2000.03.30)] Proceedings of the conference on Design, automation and test in Europe - DATE '00 - A discrete-time battery model for high-level power estimation

✍ Benini, L.; Castelli, G.; Macii, A.; Macii, E.; Poncino, M.; Scarsi, R. 📂 Article 📅 2000 🏛 ACM Press ⚖ 196 KB