✦ LIBER ✦

Analysis of parasitic quantum effects in classical CMOS circuits

✍ Scribed by F. Felgenhauer; M. Begoin; W. Mathis

Publisher: John Wiley and Sons
Year: 2005
Tongue: English
Weight: 195 KB
Volume: 18
Category: Article
ISSN: 0894-3370
DOI: 10.1002/jnm.580

No coin nor oath required. For personal study only.

✦ Synopsis

Abstract

In the mesoscopic regime, the MOS device performance is affected by gate‐induced quantization effects leading to a loss of transconductance and threshold voltage shift and gate leakage tunnelling currents degrading the overall device performance. We discuss the expected impact of quantum effects in highly down scaled CMOS circuits. Based on 1‐d numerical simulations for transport in mesoscopic systems, we set up Spice circuit models. The Spice models rebuild the influence of quantum effects; and the functionality of classical circuit concepts can be ‘tested’ in their robustness against these effects. A few circuit examples will be given. Copyright © 2005 John Wiley & Sons, Ltd.

📜 SIMILAR VOLUMES

Analysis of d.c. and a.c. anomalous latc

Analysis of d.c. and a.c. anomalous latch-up effects in commercial CMOS integrated circuits

✍ Enrico Zanoni; Paolo Pavan; Giorgio Spiazzi; Bruno Bonati; Claudio Canali 📂 Article 📅 1991 🏛 Elsevier Science 🌐 English ⚖ 720 KB

An investigation of hot carrier effects

An investigation of hot carrier effects in submicron CMOS integrated circuits

✍ Peng Fang; Rajat Rakkhit; John T. Yue 📂 Article 📅 1993 🏛 Elsevier Science 🌐 English ⚖ 706 KB

Approach to the analysis of gate oxide s

Approach to the analysis of gate oxide shorts in CMOS digital circuits

✍ Jaume A. Segura; Joan Figueras; Antonio Rubio 📂 Article 📅 1992 🏛 Elsevier Science 🌐 English ⚖ 630 KB

Effects of parasitic resonance on a vert

Effects of parasitic resonance on a vertical transition in multilayer printed circuit boards

✍ Sung Tae Choi; Kiyoshi Hamaguchi; Kiyohito Tokuda; Yong Hoon Kim 📂 Article 📅 2010 🏛 John Wiley and Sons 🌐 English ⚖ 378 KB

## Abstract This article reports on parasitic resonance effects of a ground plane with/without a ground opening underneath a signal via with an open stub on the performance of a vertical transition in a multilayer printed circuit board. An equivalent circuit model that accounts for the parasitic re

Analysis of current conveyor error effec

Analysis of current conveyor error effects in signal-processing circuits

✍ Sun, Yichuang; Fidler, J. K. 📂 Article 📅 1996 🏛 John Wiley and Sons 🌐 English ⚖ 484 KB

In this paper the modelling, analysis and compensation of current conveyor tracking non-idealities in signalprocessing circuits employing the second-generation current conveyor (CCII) as a transconductance amplifier are generally investigated. The voltage-and current-following inaccuracies of the CC

Analysis of ground layout effect in CMOS

Analysis of ground layout effect in CMOS concurrent dual-band LNA

✍ Yang Liu; Hyeongdong Kim 📂 Article 📅 2011 🏛 John Wiley and Sons 🌐 English ⚖ 412 KB

## Abstract Ground planes are often used on the integrated circuits.An improperly designed ground plane can be a major source of noise and attenuation to affect the circuit performances. Using a full‐wave simulator HFSS, this article analyzes a ground plane effect in layout of a CMOS concurrent dua