𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Analogue design issues for low-power SOI CMOS

✍ Scribed by W Redman-White; BM Tenbroek; MSL Lee; CF Edwards; MJ Uren; RJT Bunyan

Publisher
Elsevier Science
Year
1997
Tongue
English
Weight
652 KB
Volume
39
Category
Article
ISSN
0167-9317

No coin nor oath required. For personal study only.

πŸ“œ SIMILAR VOLUMES

Device simulations for low voltage/low p
Device simulations for low voltage/low power silicon CMOS device design
✍ Srinivas Jallepalli; Mahbub Rashed; Peter Zdebel πŸ“‚ Article πŸ“… 1997 πŸ› Elsevier Science 🌐 English βš– 394 KB

Device simulations are becoming an increasingly attractive alternative to traditional, experiment-based technology development. This is due to the sky-rocketing development costs, increasing process complexity and finally the increasing maturity of the device simulation tools. In this chapter, we di

Low power size-efficient CMOS UWB low-no
Low power size-efficient CMOS UWB low-noise amplifier design
✍ Hee-Sauk Jhon; Ickhyun Song; Jongwook Jeon; MinSuk Koo; Byung-Gook Park; Jong Du πŸ“‚ Article πŸ“… 2009 πŸ› John Wiley and Sons 🌐 English βš– 171 KB

## Abstract The design and measurement results of 3–5 GHz fully integrated ultra‐wideband (UWB) CMOS LNA are presented. To boost the transconductance of the LNA and to reduce circuit area effectively, we eliminate a source degeneration inductor using resistive‐feedback cascode structure. The implem