Device simulations for low voltage/low power silicon CMOS device design
โ Scribed by Srinivas Jallepalli; Mahbub Rashed; Peter Zdebel
- Publisher
- Elsevier Science
- Year
- 1997
- Tongue
- English
- Weight
- 394 KB
- Volume
- 39
- Category
- Article
- ISSN
- 0167-9317
No coin nor oath required. For personal study only.
โฆ Synopsis
Device simulations are becoming an increasingly attractive alternative to traditional, experiment-based technology development. This is due to the sky-rocketing development costs, increasing process complexity and finally the increasing maturity of the device simulation tools. In this chapter, we discuss some of the issues involved in low power CMOS device design using fulbfledged (two-dimensional) numerical device simulations. The roles played by vertical channel profile engineering, the halo/pocket implants and shallow source / drain extensions in minimizing short channel effects is discussed.
๐ SIMILAR VOLUMES
This book presents an in-depth treatment of various power reduction and speed enhancement techniques based on multiple supply and threshold voltages. A detailed discussion of the sources of power consumption in CMOS circuits will be provided whilst focusing primarily on identifying the mechanisms by
We present, in this paper, a new full-wave rectifier topology. It uses MOS transistors as low-loss switches to achieve a significant increase in overall power efficiency and reduced voltage drop. The design does neither require an internal power source nor an auxiliary signal path for power delivery