๐”– Bobbio Scriptorium
โœฆ   LIBER   โœฆ

Analog circuit design optimization based on symbolic simulation and simulated annealing

โœ Scribed by Gielen, G.G.E.; Walscharts, H.C.C.; Sansen, W.M.C.


Book ID
119773435
Publisher
IEEE
Year
1990
Tongue
English
Weight
710 KB
Volume
25
Category
Article
ISSN
0018-9200

No coin nor oath required. For personal study only.


๐Ÿ“œ SIMILAR VOLUMES


A simulator for single-electron tunnel d
โœ I. Karafyllidis ๐Ÿ“‚ Article ๐Ÿ“… 1999 ๐Ÿ› Elsevier Science ๐ŸŒ English โš– 65 KB

Simulated annealing is proposed as a simulation method for single-electron tunnel devices and circuits. Tunnel junctions, voltage sources and capacitors are used as elements for the construction of single-electron circuits. The simulator is applied successfully to the twostage tunnel junction invert