𝔖 Bobbio Scriptorium

✦ LIBER ✦

An analog PLL-based clock and data recovery circuit with high input jitter tolerance

✍ Scribed by Sun, S.Y.

Book ID: 119773735
Publisher: IEEE
Year: 1989
Tongue: English
Weight: 467 KB
Volume: 24
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.18592

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 10-gb/s CMOS clock and data recovery c

A 10-gb/s CMOS clock and data recovery circuit with an analog phase interpolator

✍ Kreienkamp, R.; Langmann, U.; Zimmermann, C.; Aoyama, T.; Siedhoff, H. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 603 KB

[IEEE 2010 23rd International Conference

[IEEE 2010 23rd International Conference on VLSI Design: concurrently with the 9th International Conference on Embedded Systems Design (VLSID) - Bangalore, India (2010.01.3-2010.01.7)] 2010 23rd International Conference on VLSI Design - High Speed Clock and Data Recovery Circuit with Novel Jitter Reduction Technique

✍ Desai, Kunal; Nagulapalli, Rajasekhar; Krishna, Vijay; Palwai, Rajkumar; Venkate 📂 Article 📅 2010 🏛 IEEE ⚖ 896 KB

[IEEE 2011 24th International Conference

[IEEE 2011 24th International Conference on VLSI Design: concurrently with the 10th International Conference on Embedded Systems Design - Chennai (2011.01.2-2011.01.7)] 2011 24th Internatioal Conference on VLSI Design - Quadrature Error Compensation for Jitter Reduction in High Speed Clock and Data Recovery Circuits

✍ Desai, K; Krishna, V 📂 Article 📅 2011 🏛 IEEE ⚖ 391 KB