๐”– Bobbio Scriptorium
โœฆ   LIBER   โœฆ

[ACM Press the 2007 international symposium - Portland, OR, USA (2007.08.27-2007.08.29)] Proceedings of the 2007 international symposium on Low power electronics and design - ISLPED '07 - A low-power SRAM using bit-line charge-recycling technique

โœ Scribed by Kim, Keejong; Mahmoodi, Hamid; Roy, Kaushik

Book ID
124165196
Publisher
ACM Press
Year
2007
Weight
514 KB
Category
Article
ISBN
1595937099

No coin nor oath required. For personal study only.

๐Ÿ“œ SIMILAR VOLUMES

[ACM Press the 2007 international sympos
[ACM Press the 2007 international symposium - Portland, OR, USA (2007.08.27-2007.08.29)] Proceedings of the 2007 international symposium on Low power electronics and design - ISLPED '07 - Low power FPGA design using hybrid CMOS-NEMS approach
โœ Zhou, Yu; Thekkel, Shijo; Bhunia, Swarup ๐Ÿ“‚ Article ๐Ÿ“… 2007 ๐Ÿ› ACM Press โš– 554 KB

Higher integration density of nanoscale CMOS causes two major design challenges in SRAM-based Field Programmable Gate Array (FPGA) designs: large power dissipation (contributed by both leakage and dynamic power) and reduced reliability of operation. In this paper, we propose a hybrid design approach

[ACM Press the 2007 international sympos
[ACM Press the 2007 international symposium - Portland, OR, USA (2007.08.27-2007.08.29)] Proceedings of the 2007 international symposium on Low power electronics and design - ISLPED '07 - Variable-latency adder (VL-adder)
โœ Chen, Yiran; Li, Hai; Li, Jing; Koh, Cheng-Kok ๐Ÿ“‚ Article ๐Ÿ“… 2007 ๐Ÿ› ACM Press โš– 318 KB

Negative bias temperature instability (NBTI) has become a dominant reliability concern for nanoscale PMOS transistors. In this paper, we propose variable-latency adder (VL-adder) technique for NBTI tolerance. By detecting the circuit failure on-the-fly, the proposed VL-adder can automatically shift