[ACM Press the 2007 international symposium - Portland, OR, USA (2007.08.27-2007.08.29)] Proceedings of the 2007 international symposium on Low power electronics and design - ISLPED '07 - High-efficiency synchronous dual-output switched-capacitor dc-dc converter with digital state machine control
β Scribed by Shiming, Han; Xiaobo, Wu; Yang, Liu
- Book ID
- 121841727
- Publisher
- ACM Press
- Year
- 2007
- Weight
- 433 KB
- Category
- Article
- ISBN
- 1595937099
No coin nor oath required. For personal study only.
π SIMILAR VOLUMES
Negative bias temperature instability (NBTI) has become a dominant reliability concern for nanoscale PMOS transistors. In this paper, we propose variable-latency adder (VL-adder) technique for NBTI tolerance. By detecting the circuit failure on-the-fly, the proposed VL-adder can automatically shift
Higher integration density of nanoscale CMOS causes two major design challenges in SRAM-based Field Programmable Gate Array (FPGA) designs: large power dissipation (contributed by both leakage and dynamic power) and reduced reliability of operation. In this paper, we propose a hybrid design approach