✦ LIBER ✦

A timing-driven pseudoexhaustive testing for VLSI circuits

✍ Scribed by Shih-Chieh Chang; Jiann-Chyi Rau

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Timing analysis for DCFL/SDCFL VLSI circ

✍ L. Gómez; A. Hernández; A. Nunez 📂 Article 📅 1993 🏛 Elsevier Science ⚖ 576 KB

Area-time tradeoffs for universal VLSI c

✍ Sandeep N. Bhatt; Gianfranco Bilardi; Geppino Pucci 📂 Article 📅 2008 🏛 Elsevier Science 🌐 English ⚖ 606 KB

Intelligence driven test sequence genera

✍ Alaa Mohseni Behbahani; Frederick J. Hill; Mayank R. Patel 📂 Article 📅 1986 🏛 Elsevier Science ⚖ 457 KB

DNA and quantum based algorithms for VLS

✍ Amardeep Singh; Lalit M. Bharadwaj; Singh Harpreet 📂 Article 📅 2005 🏛 Springer Netherlands 🌐 English ⚖ 353 KB

The VLSI circuit test problem-a tutorial

✍ Hawkins, C.F.; Nagle, H.T.; Fritzemeier, R.R.; Guth, J.R. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 725 KB

A Portable System for Upset and Transien

✍ Milder, F. L.; Shedd, W. 📂 Article 📅 1982 🏛 IEEE 🌐 English ⚖ 673 KB