✦ LIBER ✦

A Smart Sensor Integrated Circuit for NASA's New Millennium Spacecraft

✍ Scribed by Nikolaos P. Paschalidis

Book ID: 110298839
Publisher: Springer
Year: 2001
Tongue: English
Weight: 250 KB
Volume: 27
Category: Article
ISSN: 0925-1030
DOI: 10.1023/a:1011238402966

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

SPIE Proceedings [SPIE SPIE Europe Micro

SPIE Proceedings [SPIE SPIE Europe Microtechnologies for the New Millennium - Dresden, Germany (Monday 4 May 2009)] Smart Sensors, Actuators, and MEMS IV - A new concept for dielectric elastomer actuators: hydrostatic coupling

✍ Carpi, Federico; Frediani, Gabriele; De Rossi, Danilo; Schmid, Ulrich 📂 Article 📅 2009 🏛 SPIE ⚖ 350 KB

[IEEE 2012 IEEE 9th International Multi-

[IEEE 2012 IEEE 9th International Multi-Conference on Systems, Signals and Devices (SSD) - Chemnitz, Germany (2012.03.20-2012.03.23)] International Multi-Conference on Systems, Sygnals & Devices - Design of a printed organic RFID circuit with an integrated sensor for smart labels

✍ Jakimovski, Predrag; Riedel, Till; Hadda, Ali; Beigl, Michael 📂 Article 📅 2012 🏛 IEEE ⚖ 340 KB

SPIE Proceedings [SPIE SPIE's 7th Annual

SPIE Proceedings [SPIE SPIE's 7th Annual International Symposium on Smart Structures and Materials - Newport Beach, CA (Monday 6 March 2000)] Smart Structures and Materials 2000: Sensory Phenomena and Measurement Instrumentation for Smart Structures and Materials - Development of integrated damage detection system for international America's Cup class yacht structures using a fiber optic distributed sensor

✍ Akiyoshi, Shimada; Naruse, Hiroshi; Uzawa, Kyoshi; Murayama, Hideaki; Kageyama, 📂 Article 📅 2000 🏛 SPIE ⚖ 681 KB

A new electroless method for low-loss mi

A new electroless method for low-loss microwave integrated circuits : S. Mahapatra and S. N. Prasad. IEEE Trans. Components, Hybrids, Mfg Technol.Chmt.-1, (4) 428 (December 1978)

📂 Article 📅 1979 🏛 Elsevier Science 🌐 English ⚖ 100 KB

A 4 nsec 4 K×1 bit two-port BiCMOS SRAM:

A 4 nsec 4 K×1 bit two-port BiCMOS SRAM: T S Yang, M A Horowitz, B A Wooley (Center for Integrated Syst., Stanford Univ., CA, USA) Proceedings of the IEEE 1988 Custom Integrated Circuits Conference (Cat. No. 88CH2584-1), Rochester, NY, USA, 16–19 May 1988 (New York, NY, USA: IEEE 1988), pp. 4.7/1–4

📂 Article 📅 1988 🏛 Elsevier Science 🌐 English ⚖ 87 KB

The authors introduce a two-port BiCMOS (bipolar complementary metal-oxide semiconductor) static memory cell that combines ECL (emitter-coupledlogic)-level word-line voltage swings and emitterfollower bit line coupling with a static CMOS latch to achieve access times comparable to those of highspeed

A 32 b microprocessor with on-chip 2 K b

A 32 b microprocessor with on-chip 2 K byte instruction cache: M Horowitz, J L Hennessy, P Chow, P G Gulak, J M Acken, A Agarwal, C Chu S A McFarling, S A Przybylski, S Richardson, A Salz, R T Simoni, D C Stark, P Steenkiste, S W K Tjang, M J Wing (Stanford Univ. Center for Integrated Syst., CA, USA) 1987 IEEE International Solid State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition, New York, USA, 25–27 Feb. 1987 (Coral Gables, FL, USA: Lewis Winner, Feb. 1987), pp. 30–31, 328. In German

📂 Article 📅 1988 🏛 Elsevier Science 🌐 English ⚖ 98 KB

tained on an 8.4 • 8.4 mm 2 die. The circuit has been designed for an operating frequency of 30 MHz under worst-case conditions. Architectural features include 32-32-b general-purpose registers, 48 or 64-b virtual addressing, and multiprocessor capability, including semaphore instructions and suppor