✦ LIBER ✦

A single-ended 12-bit 20 Msample/s self-calibrating pipeline A/D converter

✍ Scribed by Opris, I.E.; Lewicki, L.D.; Wong, B.C.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 12-bit 20-Msample/s pipelined analog-t

✍ Xiaoyue Wang; Hurst, P.J.; Lewis, S.H. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 906 KB

A 12-bit 1-Msample/s capacitor error-ave

✍ Bang-Sup Song; Tompsett, M.F.; Lakshmikumar, K.R. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 975 KB

A 12-bit 80-MSample/s pipelined ADC with

✍ Grace, C.R.; Hurst, P.J.; Lewis, S.H. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 752 KB

A 10 b, 20 Msample/s, 35 mW pipeline A/D

✍ Cho, T.B.; Gray, P.R. 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 827 KB

A self-calibrating 15 bit CMOS A/D conve

✍ Lee, H.-S.; Hodges, D.A.; Gray, P.R. 📂 Article 📅 1984 🏛 IEEE 🌐 English ⚖ 885 KB

A digitally self-calibrating 14-bit 10-M

✍ Chuang, S.-Y.; Sculley, T.L. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 350 KB