✦ LIBER ✦

A 12-bit 1-Msample/s capacitor error-averaging pipelined A/D converter

✍ Scribed by Bang-Sup Song; Tompsett, M.F.; Lakshmikumar, K.R.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A single-ended 12-bit 20 Msample/s self-

✍ Opris, I.E.; Lewicki, L.D.; Wong, B.C. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 282 KB

A 12-bit 20-Msample/s pipelined analog-t

✍ Xiaoyue Wang; Hurst, P.J.; Lewis, S.H. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 906 KB

A 12-bit 80-MSample/s pipelined ADC with

✍ Grace, C.R.; Hurst, P.J.; Lewis, S.H. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 752 KB

A 10-bit 100 MSamples/s BiCMOS D/A Conve

✍ Ivan Harald Holger Jørgensen; Svein Anders Tunheim 📂 Article 📅 1997 🏛 Springer 🌐 English ⚖ 916 KB

A 12-bit 320-MSample/s current-steering

✍ O'Sullivan, K.; Gorman, C.; Hennessy, M.; Callaghan, V. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 659 KB

A 10 b, 20 Msample/s, 35 mW pipeline A/D

✍ Cho, T.B.; Gray, P.R. 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 827 KB