✦ LIBER ✦

A SAT Based Test Generation Method for Delay Fault Testing of Macro Based Circuits

✍ Scribed by Mele, S.; Favalli, M.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Test Vector Generation for Post-Silicon

✍ Desta Tadesse; R. Iris Bahar; Joel Grodstein 📂 Article 📅 2011 🏛 Springer US 🌐 English ⚖ 442 KB

A method for model based test harness ge

✍ Camila Ribeiro Rocha; Eliane Martins 📂 Article 📅 2008 🏛 SciELO 🌐 English ⚖ 500 KB

PROPTEST: a property-based test generato

✍ Ruifeng Guo; Reddy, S.M.; Pomeranz, I. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 584 KB

A storage-based built-in test pattern ge

✍ Pomeranz, I.; Reddy, S.M. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 397 KB

Critical path selection for delay fault

✍ Wang, L.-C.; Jing-Jia Liou; Kwang-Ting Cheng 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 706 KB

[Lecture Notes in Computer Science] Theo

✍ Giunchiglia, Enrico; Tacchella, Armando 📂 Article 📅 2004 🏛 Springer Berlin Heidelberg ⚖ 178 KB