✦ LIBER ✦

A resource-efficient reconfiguration algorithm of VLSI 2-D processor arrays

✍ Scribed by Kim, Jung H. ;Rhee, Phill K.

Book ID: 105008469
Publisher: Springer
Year: 1992
Tongue: English
Weight: 966 KB
Volume: 4
Category: Article
ISSN: 0922-5773
DOI: 10.1007/bf00930643

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A parallel reconfiguration algorithm for

A parallel reconfiguration algorithm for WSI/VLSI processor arrays

✍ Jung H Kim; Kemal Efe 📂 Article 📅 1993 🏛 Elsevier Science 🌐 English ⚖ 886 KB

A reconfiguration algorithm for delay mi

A reconfiguration algorithm for delay minimization in VLSI/WSI array processors

✍ Donatella Sciuto 📂 Article 📅 1987 🏛 Elsevier Science ⚖ 421 KB

Communication-Efficient Sorting Algorith

Communication-Efficient Sorting Algorithms on Reconfigurable Array of Processors With Slotted Optical Buses

✍ Mounir Hamdi; Chunming Qiao; Yi Pan; J. Tong 📂 Article 📅 1999 🏛 Elsevier Science 🌐 English ⚖ 222 KB

The reconfigurable array with slotted optical buses (RASOB) has recently received a lot of attention from the research community. In this paper, we first discuss the reconfiguration methods and communication capabilities of the RASOB architecture. Then, we use this architecture for the implementatio

Design of a self-reconfiguring interconn

Design of a self-reconfiguring interconnection network for fault-tolerant VLSI processor arrays

✍ Pateras, S.; Rajski, J. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 881 KB

An optimal and processor efficient paral

An optimal and processor efficient parallel sorting algorithm on a linear array with a reconfigurable pipelined bus system

✍ Min He; Xiaolong Wu; Si Qing Zheng 📂 Article 📅 2009 🏛 Elsevier Science 🌐 English ⚖ 513 KB

Optimal parallel clustering algorithms o

Optimal parallel clustering algorithms on a reconfigurable array of processors with wider bus networks

✍ H.-R Tsai; S.-J Horng 📂 Article 📅 1999 🏛 Elsevier Science 🌐 English ⚖ 322 KB