✦ LIBER ✦

A parallel reconfiguration algorithm for WSI/VLSI processor arrays

✍ Scribed by Jung H Kim; Kemal Efe

Publisher: Elsevier Science
Year: 1993
Tongue: English
Weight: 886 KB
Volume: 17
Category: Article
ISSN: 0141-9331
DOI: 10.1016/0141-9331(93)90055-c

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design of reconfigurable fault-tolerant

Design of reconfigurable fault-tolerant VLSI/WSI processor array structures

✍ A. Noore; H. Nariman; M.A. Manzoul 📂 Article 📅 1991 🏛 Elsevier Science 🌐 English ⚖ 344 KB

Parallel algorithms for addition and mul

Parallel algorithms for addition and multiplication on processor arrays with reconfigurable bus systems

✍ P. Thangavel; V.P. Muthuswamy 📂 Article 📅 1993 🏛 Elsevier Science 🌐 English ⚖ 426 KB

A reconfigurable parallel architecture f

A reconfigurable parallel architecture for a fuzzy processor

✍ G. Ascia; V. Catania; A. Puliafito; L. Vita 📂 Article 📅 1996 🏛 Elsevier Science 🌐 English ⚖ 745 KB

Fast algorithms for lowest common ancest

Fast algorithms for lowest common ancestors on a processor array with reconfigurable buses

✍ Rong Lin 📂 Article 📅 1991 🏛 Elsevier Science 🌐 English ⚖ 948 KB

An optimal and processor efficient paral

An optimal and processor efficient parallel sorting algorithm on a linear array with a reconfigurable pipelined bus system

✍ Min He; Xiaolong Wu; Si Qing Zheng 📂 Article 📅 2009 🏛 Elsevier Science 🌐 English ⚖ 513 KB

Design of a WSI scale parallel processor

Design of a WSI scale parallel processor for intelligent robot control based on a dynamic reconfiguration of multi-operand arithmetic units

✍ Yoshichika Fujioka; Nobuhiro Tomabechi 📂 Article 📅 2000 🏛 John Wiley and Sons 🌐 English ⚖ 254 KB 👁 1 views

A restructurable (reconfigurable) parallel VLSI processor designed to minimize the operation delay time which can be generally used for various operations necessary for controlling an intelligent robot was proposed previously by the authors. This processor is constructed by connecting a number of pr