✦ LIBER ✦

Design of a self-reconfiguring interconnection network for fault-tolerant VLSI processor arrays

✍ Scribed by Pateras, S.; Rajski, J.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design of a self-reconfiguring interconn

📂 Article 📅 1990 🏛 Elsevier Science 🌐 English ⚖ 124 KB

Design of reconfigurable fault-tolerant

✍ A. Noore; H. Nariman; M.A. Manzoul 📂 Article 📅 1991 🏛 Elsevier Science 🌐 English ⚖ 344 KB

A comprehensive reconfiguration scheme f

✍ Yung-Yuan Chen; Upadhyaya, S.J.; Ching-Hwa Cheng 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 221 KB

Optimal fault-tolerant design approach f

✍ Zhang, C.N.; Bachtiar, T.M.; Chou, W.K. 📂 Article 📅 1997 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 673 KB

The full-use-of-suitable-spares (FUSS) a

✍ Chean, M.; Fortes, J.A.B. 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 848 KB

Design considerations for a single-chip

✍ Goode, A.J. 📂 Article 📅 1985 🏛 Institution of Electrical Engineers ⚖ 944 KB