𝔖 Bobbio Scriptorium

✦ LIBER ✦

A PLL clock generator with 5 to 110 MHz of lock range for microprocessors

✍ Scribed by Young, I.A.; Greason, J.K.; Wong, K.L.

Book ID: 115529112
Publisher: IEEE
Year: 1992
Tongue: English
Weight: 812 KB
Volume: 27
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.165341

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A low-jitter PLL clock generator for mic

A low-jitter PLL clock generator for microprocessors with lock range of 340-612 MHz

✍ Boerstler, D.W. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 666 KB

[IEEE IEEE Custom Integrated Circuits Co

[IEEE IEEE Custom Integrated Circuits Conference - CICC '94 - San Diego, CA, USA (1-4 May 1994)] Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94 - A 1.5% jitter PLL clock generation system for a 500-MHz RISC processor

✍ Igura, H.; Suzuki, K.; Nakayama, T.; Izumikawa, M.; Nomura, M.; Guto, J.; Inoue, 📂 Article 📅 1994 🏛 IEEE ⚖ 214 KB

[IEEE 1997 IEEE International Solids-Sta

[IEEE 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers - San Francisco, CA, USA (6-8 Feb. 1997)] 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers - A 0.35 μm CMOS 3-880 MHz PLL N/2 clock multiplier and distribution network with low jitter for microprocessors

✍ Young, I.A.; Mar, M.F.; Bhushan, B. 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 486 KB

[IEEE 2009 IEEE International Solid-Stat

[IEEE 2009 IEEE International Solid-State Circuits Conference (ISSCC 2009) - San Francisco, CA (2009.02.8-2009.02.12)] 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers - A 975-to-1960MHz fast-locking fractional-N synthesizer with adaptive bandwidth control and 4/4.5 prescaler for digital TV tuners

✍ Lei Lu, ; Zhichao Gong, ; Youchun Liao, ; Hao Min, ; Zhangwen Tang, 📂 Article 📅 2009 🏛 IEEE ⚖ 737 KB