𝔖 Bobbio Scriptorium

✦ LIBER ✦

A low-jitter PLL clock generator for microprocessors with lock range of 340-612 MHz

✍ Scribed by Boerstler, D.W.

Book ID: 119775338
Publisher: IEEE
Year: 1999
Tongue: English
Weight: 666 KB
Volume: 34
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.753684

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A PLL clock generator with 5 to 110 MHz

A PLL clock generator with 5 to 110 MHz of lock range for microprocessors

✍ Young, I.A.; Greason, J.K.; Wong, K.L. 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 812 KB

[IEEE 1997 IEEE International Solids-Sta

[IEEE 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers - San Francisco, CA, USA (6-8 Feb. 1997)] 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers - A 0.35 μm CMOS 3-880 MHz PLL N/2 clock multiplier and distribution network with low jitter for microprocessors

✍ Young, I.A.; Mar, M.F.; Bhushan, B. 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 486 KB