✦ LIBER ✦

A pipelined 32 b microprocessor with 13 kB of cache memory: A Berenbaum (AT&T Inf. Syst., Holmdel, NJ, USA), B W Colbry, D R Ditzel, R D Freeman, H R McLellan, M Shoji, K J O'Connor 1987 IEEE International Solid State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition, New York, USA, 25–27 Feb. 1987 (Coral Gables, FL, USA: Lewis Winner, Feb. 1987), pp. 34–35, 330. In German

Publisher: Elsevier Science
Year: 1988
Tongue: English
Weight: 98 KB
Volume: 19
Category: Article
ISSN: 0026-2692
DOI: 10.1016/s0026-2692(88)80165-4

No coin nor oath required. For personal study only.

✦ Synopsis

tained on an 8.4 • 8.4 mm 2 die. The circuit has been designed for an operating frequency of 30 MHz under worst-case conditions. Architectural features include 32-32-b general-purpose registers, 48 or 64-b virtual addressing, and multiprocessor capability, including semaphore instructions and support for multiprocessor cache coherency algorithms. (1 ref.)

A 32 b CMOS single-chip RISC t~a~e processor

📜 SIMILAR VOLUMES

A 15 MIPS 32 b microprocessor: J Yetter,

A 15 MIPS 32 b microprocessor: J Yetter, M Forsyth, W Jaffe, D Tanksalvala, J Wheeler (Hewlett Packard, Fort Collins, CO, USA) 1987 IEEE International Solid State Circuits Conference. Digest of Technical Papers. ISSCC. First. Edition, New York, USA, 25–27 Feb. 1987 (Coral Gables, FL, USA: Lewis Winner, Feb. 1987), pp. 26–27, 325. In German

📂 Article 📅 1988 🏛 Elsevier Science 🌐 English ⚖ 188 KB

An advanced digital signal processing systolic-array architecture currently under development is described. Aspects of the architecture that give improved performance are examined. Architecture simulations have reconfirmed that the design performs best on algorithms with strong locality of signal fl

A 32 b microprocessor with on-chip 2 K b

A 32 b microprocessor with on-chip 2 K byte instruction cache: M Horowitz, J L Hennessy, P Chow, P G Gulak, J M Acken, A Agarwal, C Chu S A McFarling, S A Przybylski, S Richardson, A Salz, R T Simoni, D C Stark, P Steenkiste, S W K Tjang, M J Wing (Stanford Univ. Center for Integrated Syst., CA, USA) 1987 IEEE International Solid State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition, New York, USA, 25–27 Feb. 1987 (Coral Gables, FL, USA: Lewis Winner, Feb. 1987), pp. 30–31, 328. In German

📂 Article 📅 1988 🏛 Elsevier Science 🌐 English ⚖ 98 KB

A 533 K-transistor LISP processor chip:

A 533 K-transistor LISP processor chip: P W Bosshart, C R Hewes, M Chang, K Chau, C Hoac, T W Houston, V Kalyan, S L Lusky, S Mahant-Shetti, D J Matzke, K N Ruparel, C Shaw, T Sridhar, D Stark (Texas Instrum. Inc., Dallas, TX, USA) 1987 IEEE International Solid State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition, New York, USA, 25–27 Feb. 1987 (Coral Gables, Fl, USA: Lewis Winner, Feb. 1987), pp. 202–203, 402

📂 Article 📅 1988 🏛 Elsevier Science 🌐 English ⚖ 191 KB