✦ LIBER ✦

A pipeline processor for mixed-size FFTs

✍ Scribed by Sayegh, S.I.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A VLSI architecture for pipeline fft pro

✍ Yukio Takahashi; Satoshi Sekine 📂 Article 📅 1987 🏛 John Wiley and Sons 🌐 English ⚖ 813 KB

A pipelined FFT processor for word-seque

✍ Bi, G.; Jones, E.V. 📂 Article 📅 1989 🏛 IEEE ⚖ 365 KB

A low-power 64-point pipeline FFT/IFFT p

✍ Chu Yu; Mao-Hsu Yen; Pao-Ann Hsiung; Sao-Jie Chen 📂 Article 📅 2011 🏛 IEEE 🌐 English ⚖ 835 KB

A Generalized Mixed-Radix Algorithm for

✍ Chen-Fong Hsiao; Yuan Chen; Chen-Yi Lee 📂 Article 📅 2010 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 461 KB

An Efficient FFT Processor for DAB Recei

✍ Chuen-Ching Wang; Yih-Chuan Lin 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 852 KB

An architecture for a VLSI FFT processor

✍ Joseph Ja'Ja'; Robert Michael Owens 📂 Article 📅 1983 🏛 Elsevier Science 🌐 English ⚖ 682 KB