✦ LIBER ✦

A VLSI architecture for pipeline fft processor

✍ Scribed by Yukio Takahashi; Satoshi Sekine

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

An architecture for a VLSI FFT processor

✍ Joseph Ja'Ja'; Robert Michael Owens 📂 Article 📅 1983 🏛 Elsevier Science 🌐 English ⚖ 682 KB

VLSI configurable delay commutator for a

✍ Garcia, J.; Michell, J.A.; Buron, A.M. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 672 KB

A pipelined FFT processor for word-seque

✍ Bi, G.; Jones, E.V. 📂 Article 📅 1989 🏛 IEEE ⚖ 365 KB

A pipelined architecture for normal I/O

✍ Xue Liu; Feng Yu; Ze-ke Wang 📂 Article 📅 2011 🏛 SP Zhejiang University Press 🌐 English ⚖ 523 KB

A low-power 64-point pipeline FFT/IFFT p

✍ Chu Yu; Mao-Hsu Yen; Pao-Ann Hsiung; Sao-Jie Chen 📂 Article 📅 2011 🏛 IEEE 🌐 English ⚖ 835 KB

Computation algorithm and architecture o

✍ V. F. Kravchenko; A. S. Gorshkov 📂 Article 📅 1992 🏛 Springer US 🌐 English ⚖ 410 KB