๐”– Bobbio Scriptorium
โœฆ   LIBER   โœฆ

A parity bit signature for exhaustive testing

โœ Scribed by Akers, S.B.

Book ID
119777852
Publisher
IEEE
Year
1988
Tongue
English
Weight
593 KB
Volume
7
Category
Article
ISSN
0278-0070

No coin nor oath required. For personal study only.

๐Ÿ“œ SIMILAR VOLUMES

Multiple-output parity bit signature for
Multiple-output parity bit signature for exhaustive testing
โœ Wen-Ben Jone; Sunil R. Das ๐Ÿ“‚ Article ๐Ÿ“… 1990 ๐Ÿ› Springer US ๐ŸŒ English โš– 281 KB

In this article we propose a multiple-output parity bit signature generation method for exhaustive testing of VLSI circuits. Given a multiple-output combinational circuit, a parity bit signature is generated by first EXORing all the outputs to produce a new output function and then feeding this resu

Parity bit calculation and test signal c
Parity bit calculation and test signal compaction for BIST applications
โœ Sungju Park; Sheldon B. Akers ๐Ÿ“‚ Article ๐Ÿ“… 1992 ๐Ÿ› Springer US ๐ŸŒ English โš– 760 KB

Parity bit checking and pseudo-exhaustive testing are two design techniques which have been widely discussed in the BIST literature but have seldom been employed in practice because of the exponential nature of the processes involved. In this paper we describe several procedures designed to avoid th

A unit for testing drill bit bearings
A unit for testing drill bit bearings
โœ A. M. Rymar; S. I. Kantor; V. N. Matvievskii ๐Ÿ“‚ Article ๐Ÿ“… 1981 ๐Ÿ› Springer ๐ŸŒ English โš– 248 KB