✦ LIBER ✦

A parallel full adder circuit using Josephson junctions

✍ Scribed by Hasuo, S.; Suzuki, H.; Dazai, K.

Book ID: 119798014
Publisher: IEEE
Year: 1981
Tongue: English
Weight: 904 KB
Volume: 16
Category: Article
ISSN: 0018-9200
DOI: 10.1109/jssc.1981.1051534

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A content addressable memory circuit usi

A content addressable memory circuit using Josephson junctions

✍ Morisue, M.; Kaneko, M.; Hosoya, H. 📂 Article 📅 1987 🏛 IEEE 🌐 English ⚖ 339 KB

A full adder using junction charge-coupl

A full adder using junction charge-coupled logic

✍ van der Klauw, C.L.M. 📂 Article 📅 1986 🏛 IEEE 🌐 English ⚖ 689 KB

Direct-coupled high speed adder by using

Direct-coupled high speed adder by using Josephson junction

✍ M. Morisue; H. Matsuo; K. Kuramochi; Z. Hussain Shaikh 📂 Article 📅 1982 🏛 Elsevier Science 🌐 English ⚖ 373 KB

This paper presents the latest design work of high speed adder logic based on Josephson elements. The Josephson adder uses a novel exclusive-OR logic and performs high speed carry propagation technique. The idea of directionality is also undertaken to avoid the necessary distortion in carry signal.

A Josephson four-bit full adder using di

A Josephson four-bit full adder using direct coupled functional gates

✍ Matheron, G.; Migny, Ph.; Sie, O. 📂 Article 📅 1985 🏛 IEEE 🌐 English ⚖ 313 KB

A novel ternary logic circuit using Jose

A novel ternary logic circuit using Josephson junction

✍ Morisue, M.; Oochi, K.; Nishizawa, M. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 314 KB

A high speed adder using Josephson eleme

A high speed adder using Josephson elements

✍ Morisue, M.; Kuramochi, K.; Matsuo, H. 📂 Article 📅 1981 🏛 IEEE 🌐 English ⚖ 271 KB