✦ LIBER ✦

A full adder using junction charge-coupled logic

✍ Scribed by van der Klauw, C.L.M.

Book ID: 119798612
Publisher: IEEE
Year: 1986
Tongue: English
Weight: 689 KB
Volume: 21
Category: Article
ISSN: 0018-9200
DOI: 10.1109/jssc.1986.1052576

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Junction charge-coupled logic (JCCL)

✍ May, E.P.; van der Klauw, C.L.M.; Kleefstra, M.; Wolsheimer, E.E. 📂 Article 📅 1983 🏛 IEEE 🌐 English ⚖ 820 KB

A parallel full adder circuit using Jose

A parallel full adder circuit using Josephson junctions

✍ Hasuo, S.; Suzuki, H.; Dazai, K. 📂 Article 📅 1981 🏛 IEEE 🌐 English ⚖ 904 KB

Direct-coupled high speed adder by using

Direct-coupled high speed adder by using Josephson junction

✍ M. Morisue; H. Matsuo; K. Kuramochi; Z. Hussain Shaikh 📂 Article 📅 1982 🏛 Elsevier Science 🌐 English ⚖ 373 KB

This paper presents the latest design work of high speed adder logic based on Josephson elements. The Josephson adder uses a novel exclusive-OR logic and performs high speed carry propagation technique. The idea of directionality is also undertaken to avoid the necessary distortion in carry signal.

A Logic Design Example: The Full Adder/S

A Logic Design Example: The Full Adder/Subtractor

📂 Article 📅 1975 🏛 IEEE 🌐 English ⚖ 551 KB

A Josephson four-bit full adder using di

A Josephson four-bit full adder using direct coupled functional gates

✍ Matheron, G.; Migny, Ph.; Sie, O. 📂 Article 📅 1985 🏛 IEEE 🌐 English ⚖ 313 KB

A fast adder using diode logic

✍ Ord, G. 📂 Article 📅 1959 🏛 Institution of Electrical Engineers ⚖ 166 KB