✦ LIBER ✦

A novel 12-bit 40-Msample/s low-power low-area pipeline analogue-to-digital converter

✍ Scribed by M. Mohajerin; E. Abdel-raheem; C. Chen

Book ID: 126705784
Publisher: IEEE
Year: 2006
Tongue: English
Weight: 669 KB
Volume: 31
Category: Article
ISSN: 0840-8688
DOI: 10.1109/CJECE.2006.259200

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 12-bit 20-Msample/s pipelined analog-t

A 12-bit 20-Msample/s pipelined analog-to-digital converter with nested digital background calibration

✍ Xiaoyue Wang; Hurst, P.J.; Lewis, S.H. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 906 KB

A 10-bit 60-MS/s Low-Power CMOS Pipeline

A 10-bit 60-MS/s Low-Power CMOS Pipelined Analog-to-Digital Converter

✍ Lu, Chi-Chang; Lee, Tsung-Sum 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 672 KB

A novel time-based low-power pipeline an

A novel time-based low-power pipeline analog to digital converter

✍ Mohammad Hossein Zarifi; Javad Frounchi; Shahin Farshchi; Jack W. Judy 📂 Article 📅 2009 🏛 Springer 🌐 English ⚖ 522 KB

A power-efficient 10-bit 40-MS/s sub-sam

A power-efficient 10-bit 40-MS/s sub-sampling pipelined CMOS analog-to-digital converter

✍ Guanghua Shu; Yao Guo; Junyan Ren; Mingjun Fan; Fan Ye 📂 Article 📅 2011 🏛 Springer 🌐 English ⚖ 767 KB

A low-power small-area 10-bit analog-to-

A low-power small-area 10-bit analog-to-digital converter for neural recording applications

✍ Mohammad Hossein Zarifi; Javad Frounchi; Mohammad Ali Tinati; Shahin Farshchi; J 📂 Article 📅 2011 🏛 John Wiley and Sons 🌐 English ⚖ 470 KB

## Abstract __In vivo__ neural recording systems require low power and small area, which are the most important parameters in such systems. This paper reports a new architecture for reducing the power dissipation and area, in analog‐to‐digital converters (ADCs). A time‐based approach is used for th

A low-power 12-b analog-to-digital conve

A low-power 12-b analog-to-digital converter with on-chip precision trimming

✍ de Wit, M.; Tan, K.-S.; Hester, R.K. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 761 KB