✦ LIBER ✦

A new architecture for hardware implementation of a 16 × 16 discrete cosine transform

✍ Scribed by HSU, CHAU-YUN; WU, HERB-DEE

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

VLSI implementation of a 16×16 discrete

✍ Sun, M.-T.; Chen, T.-C.; Gottlieb, A.M. 📂 Article 📅 1989 🏛 IEEE ⚖ 855 KB

A concurrent architecture for VLSI imple

✍ Sun, M.; Wu, L.; Liou, M. 📂 Article 📅 1987 🏛 IEEE ⚖ 342 KB

A New Array Architecture for Prime-Lengt

✍ Jiun-In Guo; Chi-Min Liu; Chein-Wei Jen 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 562 KB

A new VLSI algorithm and architecture fo

✍ Chiper, Doru 📂 Article 📅 2011 🏛 De Gruyter Open Sp. z o.o. 🌐 English ⚖ 403 KB

3-dimensional systolic architecture for

✍ Nayak, S.S.; Meher, P.K. 📂 Article 📅 1996 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 434 KB

An Approach to the Implementation of a D

✍ Bertocci, G.; Schoenherr, B.; Messerschmitt, D. 📂 Article 📅 1982 🏛 IEEE 🌐 English ⚖ 737 KB