✦ LIBER ✦

A New Array Architecture for Prime-Length Discrete Cosine Transform

✍ Scribed by Jiun-In Guo; Chi-Min Liu; Chein-Wei Jen

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Multiplierless array architecture for co

✍ Manik Chandra Mandal; Anindya Sundar Dhar; Swapna Banerjee 📂 Article 📅 1995 🏛 Elsevier Science 🌐 English ⚖ 432 KB

A new architecture for hardware implemen

✍ HSU, CHAU-YUN; WU, HERB-DEE 📂 Article 📅 1992 🏛 Taylor and Francis Group 🌐 English ⚖ 306 KB

A concurrent architecture for VLSI imple

✍ Sun, M.; Wu, L.; Liou, M. 📂 Article 📅 1987 🏛 IEEE ⚖ 342 KB

A systolic array architecture for the di

✍ Chiper, D.F.; Swamy, M.N.S.; Ahmad, M.O.; Stouraitis, T. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 302 KB

A unified systolic array for discrete co

✍ Chang, L.-W.; Wu, M.-C. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 324 KB

A bit-serial VLSI architecture for the 2

✍ Anna Tatsaki; Costas Goutis 📂 Article 📅 1994 🏛 Elsevier Science ⚖ 887 KB