✦ LIBER ✦

3-dimensional systolic architecture for parallel VLSI implementation of the discrete cosine transform

✍ Scribed by Nayak, S.S.; Meher, P.K.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A concurrent architecture for VLSI imple

✍ Sun, M.; Wu, L.; Liou, M. 📂 Article 📅 1987 🏛 IEEE ⚖ 342 KB

A bit-serial VLSI architecture for the 2

✍ Anna Tatsaki; Costas Goutis 📂 Article 📅 1994 🏛 Elsevier Science ⚖ 887 KB

Systolic Architecture for Implementation

✍ M.N. Murty; S.S. Nayak; B. Padhy; S.N. Panda 📂 Article 📅 2012 🏛 Elsevier 🌐 English ⚖ 761 KB

Design for the discrete cosine transform

✍ Taylor, G.S.; Blair, G.M. 📂 Article 📅 1998 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 767 KB

Recursive algorithm, architectures and F

✍ An, S.; Wang, C. 📂 Article 📅 2008 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 195 KB

Efficient parallel adder based design fo

✍ Guo, J.-I. 📂 Article 📅 2000 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 565 KB