𝔖 Bobbio Scriptorium
✦   LIBER   ✦

A model for the high-level description and simulation of VLSI networks

✍ Scribed by van der Hoeven, A.J.; de Lange, A.A.J.; Deprettere, E.F.; Dewilde, P.M.

Book ID
117878326
Publisher
IEEE
Year
1990
Tongue
English
Weight
596 KB
Volume
10
Category
Article
ISSN
0272-1732

No coin nor oath required. For personal study only.

πŸ“œ SIMILAR VOLUMES

Automatic generation of command level si
Automatic generation of command level simulation model of a processor from rt level description
✍ Hiroki Akaboshi; Hiroto Yasuura πŸ“‚ Article πŸ“… 1996 πŸ› John Wiley and Sons 🌐 English βš– 684 KB

In designing a digital circuit with a microprocessor, there are several simulation levels. Using a logic synthesis tool and a layout synthesis tool, a lower-level simulation model can be generated from a design RT level described in HDLs. There is trade-off between accuracy and speed of simulations.

Ethersim: a simulator for application-le
Ethersim: a simulator for application-level performance modeling of wireless and mobile ATM networks
✍ Mani Srivastava; Partho Mishra; Prathima Agrawal; Giao Nguyen πŸ“‚ Article πŸ“… 1998 πŸ› Elsevier Science 🌐 English βš– 703 KB

The paper describes Ethersim, a simulation tool to model and study the performance of multimedia-oriented integrated service ATM networks with mobile hosts and wireless links. The key motivation behind Ethersim is to study the application-leΓ•el impact of host mobility and wireless channels. Ethersim