✦ LIBER ✦

A Mapping Flow for Dynamically Reconfigurable Multi-Core System-on-Chip Design

✍ Scribed by Beretta, I.; Rana, V.; Atienza, D.; Sciuto, D.

Book ID: 117908562
Publisher: IEEE
Year: 2011
Tongue: English
Weight: 709 KB
Volume: 30
Category: Article
ISSN: 0278-0070
DOI: 10.1109/tcad.2011.2138140

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Reliable network-on-chip design for mult

Reliable network-on-chip design for multi-core system-on-chip

✍ Kuei-Chung Chang 📂 Article 📅 2009 🏛 Springer US 🌐 English ⚖ 958 KB

Reliable network-on-chip design for mult

Reliable network-on-chip design for multi-core system-on-chip

✍ Kuei-Chung Chang 📂 Article 📅 2009 🏛 Springer US 🌐 English ⚖ 958 KB

A Dynamic Thermal Management Circuit for

A Dynamic Thermal Management Circuit for System-On-Chip Designs

✍ Herming Chiueh; Jeffrey Draper; John Choma 📂 Article 📅 2003 🏛 Springer 🌐 English ⚖ 137 KB

Logic Built-In Self-Test for Core-Based

Logic Built-In Self-Test for Core-Based Designs on System-on-a-Chip

✍ George, K.; Chen, C.-I.H. 📂 Article 📅 2009 🏛 IEEE 🌐 English ⚖ 984 KB

Design for Consecutive Testability of Sy

Design for Consecutive Testability of System-on-a-Chip with Built-In Self Testable Cores

✍ Tomokazu Yoneda; Hideo Fujiwara 📂 Article 📅 2002 🏛 Springer US 🌐 English ⚖ 450 KB

Design of a WSI scale parallel processor

Design of a WSI scale parallel processor for intelligent robot control based on a dynamic reconfiguration of multi-operand arithmetic units

✍ Yoshichika Fujioka; Nobuhiro Tomabechi 📂 Article 📅 2000 🏛 John Wiley and Sons 🌐 English ⚖ 254 KB 👁 1 views

A restructurable (reconfigurable) parallel VLSI processor designed to minimize the operation delay time which can be generally used for various operations necessary for controlling an intelligent robot was proposed previously by the authors. This processor is constructed by connecting a number of pr