𝔖 Bobbio Scriptorium
✦   LIBER   ✦

A low phase noise design for ultrawideband frequency synthesizer

✍ Scribed by Po-Yang Chang; Hui-I Wu; Christina F. Jou

Publisher
John Wiley and Sons
Year
2007
Tongue
English
Weight
346 KB
Volume
49
Category
Article
ISSN
0895-2477

No coin nor oath required. For personal study only.

✦ Synopsis

Abstract

A low phase‐noise frequency synthesizer design for ultrawideband is demonstrated in a 0.18‐μm CMOS process. It combines a low phase‐noise voltage‐controlled oscillator with two‐stage dividers and a switched buffer multiplexer with low layout complexity. Because of the symmetrical independent architecture of this switch buffer design, it can reduce the additional phase noise created by the traditional multiplexer stage. Here, this low phase noise design in three LO bands (8448, 4224, and 2112 MHz) is demonstrated. The measurement shows that in these three LO band, this new structure can achieve phase noise of less than −121 dBc/Hz at 1 MHz offset. The frequency tuning range is 10% while consuming only 52.2 mW from a 1.8‐V supply. © 2007 Wiley Periodicals, Inc. Microwave Opt Technol Lett 49: 1159–1162, 2007; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/mop.22384

📜 SIMILAR VOLUMES

New method to design a low-phase-noise m
New method to design a low-phase-noise millimeter-wave PLL frequency synthesizer
✍ Haihong Ma; Xiaohong Tang; Tao Wu; Zhou Cao 📂 Article 📅 2006 🏛 John Wiley and Sons 🌐 English ⚖ 143 KB

## Abstract Based on the theory of phase‐noise analysis and estimation, a new method to obtain low‐phase‐noise millimeter‐wave phase‐locked loop (PLL) frequency synthesizer is presented. In order to verify its feasibility, a W‐band PLL frequency synthesizer working at 95 GHz is designed. A low phas

Design and implementation of a miniaturi
Design and implementation of a miniaturized high-linearity 3–5 GHz ultrawideband CMOS low-noise amplifier
✍ Yo-Sheng Lin; Zheng-Hua Yang; Chi-Chen Chen; Tai-Cheng Chao 📂 Article 📅 2007 🏛 John Wiley and Sons 🌐 English ⚖ 325 KB

## Abstract In this article, we demonstrate a miniaturized high‐linearity (IIP3 = 8 dBm at 4 GHz) 3–5‐GHz ultrawideband low‐noise amplifier (LNA) implemented in a standard 0.18‐μm CMOS technology. The inductive‐series peaking technique was used to enhance the gain and bandwidth performances of the

A 5.8-GHz frequency synthesizer chip des
A 5.8-GHz frequency synthesizer chip design for worldwide interoperability for microwave access application
✍ Jhin-Fang Huang; Chun-Wei Shih; Ron-Yi Liu 📂 Article 📅 2011 🏛 John Wiley and Sons 🌐 English ⚖ 851 KB

## Abstract A 5.8‐GHz frequency synthesizer using wideband LC‐tank voltage‐controlled oscillator (VCO) for worldwide interoperability for microwave access applications with a 1.8 V voltage supply has been designed and successfully implemented in TSMC 0.18 μm CMOS process. In this proposed circuit,