✦ LIBER ✦

A high-speed SRAM using BICMOS technology

✍ Scribed by Takakuni Douseki; Yasuo Ohmori

Book ID: 112078178
Publisher: John Wiley and Sons
Year: 1988
Tongue: English
Weight: 587 KB
Volume: 71
Category: Article
ISSN: 8756-663X
DOI: 10.1002/ecjb.4420710503

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

BiCMOS circuit technology for a high-spe

BiCMOS circuit technology for a high-speed SRAM

✍ Douseki, T.; Ohmori, Y. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 506 KB

A high-speed, large-capacity BiCMOS SRAM

A high-speed, large-capacity BiCMOS SRAM with bipolar current switch logic

✍ Takakuni Douseki; Yasuo Ohmori 📂 Article 📅 1992 🏛 John Wiley and Sons 🌐 English ⚖ 810 KB

High-speed sense circuit techniques for

High-speed sense circuit techniques for a 1-mbit BiCMOS cache SRAM

✍ Akihiko Emori; Kunihiko Suzuki; Seigoh Yukutake; Sadayuki Ookuma; Kinya Mitumoto 📂 Article 📅 1998 🏛 John Wiley and Sons 🌐 English ⚖ 152 KB

This paper describes a high-speed and low-power 1-Mbit BiCMOS cache SRAM sense circuit fabricated using a 0.5-mm BiCMOS process technology. By using the quasi-6 module structure, switching between 18-and 36-bit output can be carried out without access delay. Because of the development of a sense cir

BiCMOS circuit technology for high-speed

BiCMOS circuit technology for high-speed DRAMs

✍ Watanabe, S.; Sakui, K.; Fuse, T.; Hara, T.; Aritome, S.; Hieda, K. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 718 KB

High-speed BiCMOS technology with a buri

High-speed BiCMOS technology with a buried twin well structure

✍ Ikeda, T.; Watanabe, A.; Nishio, Y.; Masuda, I.; Tamba, N.; Odaka, M.; Ogiue, K. 📂 Article 📅 1987 🏛 IEEE 🌐 English ⚖ 787 KB

A high-speed BiCMOS gate array using bic

A high-speed BiCMOS gate array using bicmos gate circuit featured by darlington buffer

✍ Masao Suzuki; Tadao Nagatsuma; Eiichi Sano; Yoshiji Kobayashi; Chikara Yamaguchi 📂 Article 📅 1991 🏛 John Wiley and Sons 🌐 English ⚖ 689 KB