✦ LIBER ✦

A fast locking and low jitter delay-locked loop using DHDL

✍ Scribed by Hsiang-Hui Chang; Jyh-Woei Lin; Shen-Iuan Liu

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A fast-lock delay-locked loop architectu

✍ Soh Lip-Kai; Mohd-Shahiman Sulaiman; Zubaida Yusoff 📂 Article 📅 2008 🏛 Springer 🌐 English ⚖ 364 KB

An all-analog multiphase delay-locked lo

✍ Yongsam Moon; Jongsang Choi; Kyeongho Lee; Deog-Kyoon Jeong; Min-Kyu Kim 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 261 KB

Decision-directed delay-lock loop using

✍ Haykin, S.S.; Thorsteinson, C.M. 📂 Article 📅 1974 🏛 Institution of Electrical Engineers ⚖ 670 KB

Jitter transfer characteristics of delay

✍ Lee, M.-J.E.; Dally, W.J.; Greer, T.; Hiok-Tiaq Ng; Farjad-Rad, R.; Poulton, J.; 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 583 KB

A low-noise fast-lock phase-locked loop

✍ Joonsuk Lee; Beomsup Kim 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 445 KB

A dual-loop delay-locked loop using mult

✍ Yeon-Jae Jung; Seung-Wook Lee; Daeyun Shim; Wonchan Kim; Changhyun Kim; Soo-In C 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 230 KB