✦ LIBER ✦

A fast-lock delay-locked loop architecture with improved precharged PFD

✍ Scribed by Soh Lip-Kai; Mohd-Shahiman Sulaiman; Zubaida Yusoff

Book ID: 106342451
Publisher: Springer
Year: 2008
Tongue: English
Weight: 364 KB
Volume: 55
Category: Article
ISSN: 0925-1030
DOI: 10.1007/s10470-008-9131-7

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A new very fast pull-in phase-locked loo

A new very fast pull-in phase-locked loop with antipseudo-lock function

✍ Hiroyuki Shirahama; Kenji Taniguchi; Kenichi Nakashi 📂 Article 📅 1995 🏛 John Wiley and Sons 🌐 English ⚖ 880 KB

A single-path pulsewidth control loop wi

A single-path pulsewidth control loop with a built-in delay-locked loop

✍ Sung-Rung Han; Shen-Iuan Liu 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 758 KB

A 120–420 MHz delay-locked loop with mul

A 120–420 MHz delay-locked loop with multi-band voltage-controlled delay unit

✍ Ko-Chi Kuo; Yi-Hsi Hsu 📂 Article 📅 2010 🏛 John Wiley and Sons 🌐 English ⚖ 589 KB

A low-jitter and low-power dissipation delay-locked loop (DLL) is presented. A proposed multi-band voltage control delay unit (MVCDU) is employed to extend the operation frequency of the DLL by controlling the delay cell within the MVCDU. The jitter of DLL is reduced due to MVCDU's low sensitivity.

A low power and small area all digital d

A low power and small area all digital delay-locked loop based on ring oscillator architecture

✍ JiaPeng Zheng; Wei Li; XueQing Lu; YuHua Cheng; YangYuan Wang 📂 Article 📅 2011 🏛 Science in China Press (SCP) 🌐 English ⚖ 536 KB

A wide-range delay-locked loop with a fi

A wide-range delay-locked loop with a fixed latency of one clock cycle

✍ Hsiang-Hui Chang; Jyh-Woei Lin; Ching-Yuan Yang; Shen-Iuan Liu 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 315 KB

Performance Improvement of a Binary Quan

Performance Improvement of a Binary Quantized All-Digital Phased-Locked Loop with a New Aided-Acquisition Technique

✍ Sandoz, J.-P.; Steenaart, W. 📂 Article 📅 1984 🏛 IEEE 🌐 English ⚖ 697 KB