✦ LIBER ✦

A wide-range delay-locked loop with a fixed latency of one clock cycle

✍ Scribed by Hsiang-Hui Chang; Jyh-Woei Lin; Ching-Yuan Yang; Shen-Iuan Liu

Book ID: 117990299
Publisher: IEEE
Year: 2002
Tongue: English
Weight: 315 KB
Volume: 37
Category: Article
ISSN: 0018-9200
DOI: 10.1109/jssc.2002.800922

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 20-MHz to 3-GHz Wide-Range Multiphase

A 20-MHz to 3-GHz Wide-Range Multiphase Delay-Locked Loop

✍ Chi-Nan Chuang; Shen-Iuan Liu 📂 Article 📅 2009 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 618 KB

Theory of ultrahigh-speed clock extracti

Theory of ultrahigh-speed clock extraction with phase lock loop based on a terahertz optical asymmetric demultiplexer

✍ Zhou Xiang; Peida Ye; K.J. Guan; J.T. Lin 📂 Article 📅 1999 🏛 Elsevier Science 🌐 English ⚖ 162 KB

Effects of continuous and intermittent e

Effects of continuous and intermittent exposure to RF fields with a wide range of SARs on cell growth, survival, and cell cycle distribution

✍ Yoshio Takashima; Hideki Hirose; Shin Koyama; Yukihisa Suzuki; Masao Taki; Junji 📂 Article 📅 2006 🏛 John Wiley and Sons 🌐 English ⚖ 211 KB 👁 2 views

[IEEE 2012 IEEE Custom Integrated Circui

[IEEE 2012 IEEE Custom Integrated Circuits Conference - CICC 2012 - San Jose, CA, USA (2012.09.9-2012.09.12)] Proceedings of the IEEE 2012 Custom Integrated Circuits Conference - A 2.3–4GHz injection-locked clock multiplier with 55.7% lock range and 10-ns power-on

✍ Dunwell, Dustin; Carusone, Anthony Chan; Zerbe, Jared; Leibowitz, Brian; Daly, B 📂 Article 📅 2012 🏛 IEEE ⚖ 627 KB