✦ LIBER ✦

A dual-loop delay-locked loop using multiple voltage-controlled delay lines

✍ Scribed by Yeon-Jae Jung; Seung-Wook Lee; Daeyun Shim; Wonchan Kim; Changhyun Kim; Soo-In Cho

Book ID: 119775854
Publisher: IEEE
Year: 2001
Tongue: English
Weight: 230 KB
Volume: 36
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.918916

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A semidigital dual delay-locked loop

✍ Sidiropoulos, S.; Horowitz, M.A. 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 266 KB

A 120–420 MHz delay-locked loop with mul

A 120–420 MHz delay-locked loop with multi-band voltage-controlled delay unit

✍ Ko-Chi Kuo; Yi-Hsi Hsu 📂 Article 📅 2010 🏛 John Wiley and Sons 🌐 English ⚖ 589 KB

A low-jitter and low-power dissipation delay-locked loop (DLL) is presented. A proposed multi-band voltage control delay unit (MVCDU) is employed to extend the operation frequency of the DLL by controlling the delay cell within the MVCDU. The jitter of DLL is reduced due to MVCDU's low sensitivity.

Clock-deskew buffer using a SAR-controll

Clock-deskew buffer using a SAR-controlled delay-locked loop

✍ Guang-Kaai Dehng; June-Ming Hsu; Ching-Yuan Yang; Shen-Iuan Liu 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 259 KB

A delay lock loop using delay path cance

A delay lock loop using delay path cancellation for mobile communications

✍ Makoto Takeuchi; Masao Nakagawa 📂 Article 📅 1996 🏛 John Wiley and Sons 🌐 English ⚖ 525 KB

A single-path pulsewidth control loop wi

A single-path pulsewidth control loop with a built-in delay-locked loop

✍ Sung-Rung Han; Shen-Iuan Liu 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 758 KB

A fast locking and low jitter delay-lock

A fast locking and low jitter delay-locked loop using DHDL

✍ Hsiang-Hui Chang; Jyh-Woei Lin; Shen-Iuan Liu 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 462 KB